Issn 2348-375x Genetic Algorithm Based Test Pattern Generation for Asynchronous Circuits with Handshake Controllers

نویسنده

  • Jay Kumar
چکیده

This paper is aimed at generation of automated test pattern for asynchronous circuits based on genetic algorithm. Asynchronous circuits without global clocks are hard to test due to the lack of testing techniques. The testing of asynchronous design involves basic element like C-element, completion detector in handshake controller and logic design. The main contribution is to generate optimized test vector using genetic algorithm for complex asynchronous sequential circuits based on fault simulation. The proposed system based on genetic algorithm is effective in terms of result quality and CPU time requirements. Any stuck-at-fault in the circuit maybe caused due to errors in controller circuit or change in the logic behaviour. To overcome the challenges in the creating test vectors genetic algorithm uses fault simulation process for effective pattern based on the fitness function. Experimental analysis shows that generation of optimal test patterns result with good fault coverage, without the consideration of other methods for increasing the testability.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Area-Efficient Asynchronous FPGA Architecture for Handshake-Component-Based Design

This paper presents an area-efficient FPGA architecture for handshake-component-based design. The handshake-component-based design is suitable for largescale, complex asynchronous circuit because of its understandability. However, conventional FPGA architecture for handshake-component-based design is not area-efficient because of its complex logic blocks. This paper proposes an area-efficient F...

متن کامل

Synchronous Full-Scan for Asynchronous Handshake Circuits

Handshake circuits form a special class of asynchronous circuits that has enabled the industrial exploitation of the asynchronous potential such as low power, low electromagnetic emission, and increased cryptographic security. In this paper we present a test solution for handshake circuits that brings synchronous test-quality to asynchronous circuits. We add a synchronous mode of operation to h...

متن کامل

Test Power Reduction by Simultaneous Don’t Care Filling and Ordering of Test Patterns Considering Pattern Dependency

Estimating and minimizing the maximum power dissipation during testing is an important task in VLSI circuit realization since the power value affects the reliability of the circuits. Therefore during testing a methodology should be adopted to minimize power consumption. Test patterns generated with –D 1 option of ATALANTA contains don’t care bits (x bits). By suitable filling of don’t cares can...

متن کامل

A Fair Overhead Comparison between Asynchronous Four-phase Protocol Based Controllers and Local Clock Controllers

The four-phase handshake protocol allows asynchronous circuits to achieve average-case performance, and bundled-data implementations allow the reuse of well-designed single-rail datapath modules. However, control-delay overhead of the four-phase handshake protocol and area overhead of the matched delay elements in bundled-data implementations limit the potential of such implementations. In this...

متن کامل

Simulation Based Test Generation for Crosstalk Delay Faults in Asynchronous Sequential Circuits

A number of efforts have been recently devoted to fault modeling, fault simulation and test generation for asynchronous circuits (Shi and Makris 2004). Simulation based approach for testing gate delay faults in asynchronous sequential circuits was proposed by Sur-Kolay et al (2000). Shi and Makris (2006) have proposed a test method for path delay faults based on a design for test strategy. In s...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014